View PM4541_32532.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
PM4541
T1XC-EVBD
T1XC EVALUATION DAUGHTER BOARD
ISSUE 2: DECEMBER 1997
PMC-Sierra, Inc.
105 - 8555 Baxter Place Burnaby, BC Canada V5A 4V7 604 .415.6000
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
CONTENTS 1 2 OVERVIEW .............................................................................................. 1 FUNCTIONAL DESCRIPTION................................................................. 2 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 3 BLOCK DIAGRAM......................................................................... 2 BUS TRANSCEIVERS .................................................................. 2 DECODE LOGIC........................................................................... 3 DIP SWITCHES ............................................................................ 3 CLOCK DPLL ................................................................................ 3 OSCILLATORS.............................................................................. 3 T1XC DEVICES ............................................................................ 4 "CSU" CONNECTION BLOCKS.................................................... 4 TRANSMIT/RECEIVE INTERFACE .............................................. 5
INTERFACE DESCRIPTION.................................................................... 6 3.1 3.2 EDGE CONNECTOR INTERFACE ............................................... 6 HEADER CONNECTIONS ............................................................ 7 3.2.1 EXTERNAL SIGNAL HEADER........................................... 8 3.2.2 DPLL HEADER................................................................... 8 3.2.3 T1XC HEADERS ................................................................ 9 3.2.4 PROTOTYPE CHIP SELECT HEADER............................ 10 3.3 DIP SWITCHES .......................................................................... 11
4
PHYSICAL DESCRIPTION.................................................................... 12 4.1 4.2 CHARACTERISTICS................................................................... 12 LAYOUT....................................................................................... 13
i
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
5 6
D.C. CHARACTERISTICS...................................................................... 14 IMPLEMENTATION DESCRIPTION....................................................... 15 6.1 6.2 6.3 6.4 6.5 6.6 BUS TRANSCEIVERS ................................................................ 15 DECODE LOGIC......................................................................... 15 CLOCK PLL AND DIP SWITCHES ............................................. 18 T1XC ........................................................................................... 21 "CSU" DIPS AND JUMPERS ...................................................... 21 TRANSMIT/RECEIVE INTERFACES .......................................... 22
7 8 9 * *
T1XC DAUGHTERBOARD FIRMWARE DESCRIPTION....................... 24 STOCK LIST .......................................................................................... 31 REFERENCES....................................................................................... 36 APPENDIX 1: COMPONENT PLACEMENT DIAGRAM......................... 37 APPENDIX 2: SCHEMATICS ................................................................. 38
ii
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
1 OVERVIEW The PM4541 T1XC EVBD evaluation daughterboard allows for the test, evaluation, and demonstration of the PMC PM4341 T1XC device. It is also compatible with the PM6341 E1XC device. This daughterboard can be used standalone with up to two T1XC devices but has been especially designed to mate with the PMC PM1501 EVMB evaluation motherboard to form a complete evaluation system. All required decoding logic is provided on the T1XC EVBD daughterboard to give the EVMB direct access to all registers of both T1XC devices. All of the principal connections to both devices have been brought out to header strips for convenient test access. DS-1 digital interfaces are provided on a header strip and BNC or mini-bantam connectors are provided for DSX-1 analog signals. The backplane interfaces of each device are accessible through header strips and the devices can be interconnected back to back, effectively creating a jitterattenuating format converter (a function often implemented within a CSU) by dropping in shorting connectors into specific DIP sockets. Special considerations have been taken to ensure that the E1XC device will plug into one or both of the T1XC sockets. Clocks for the backplane are provided by a T1/CEPT digital trunk DPLL which provides a synchronized 1.544 MHz, 2.048 MHz, or 4.096 MHz signal. The PLL can be easily bypassed to allow direct drive of the backplane with an appropriate oscillator. A prototype area has been provided for breadboarding more complex applications. The T1XC EVBD evaluation daughterboard is configured, monitored, and powered through an edge connector that is designed to mate with the EVMB evaluation motherboard
1
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
2 2.1
FUNCTIONAL DESCRIPTION Block Diagram DIP Sw. Clock/PLL Osc Clock Hdr Osc T1XC East Bus Transceivers 96 Pin Male DIN Connector East Tx / Rx Interface
Decode Logic
Headers
West Tx / Rx Interface
T1XC West Osc
Figure 1: Block Diagram 2.2 Bus Transceivers Bus transceivers are provided at the connector interface to prevent excessive loading of the 68HC11 on the EVMB evaluation motherboard. In addition they provide some measure of isolation for the daughterboard and protection for other external signals such as the EXTCLK and EXTFP inputs.
2
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
2.3
Decode Logic Decode logic is provided on the daughterboard to give memory mapped access to all of the registers within both T1XCs. Registers within the "east" T1XC are accessible starting at address C000H. Registers within the "west" T1XC are accessible starting at address C100H. Additional chip selects are provided for addresses C200H-C2FFH and C300H-C3FFH for use on the prototype area.
2.4
DIP Switches The DIP Switch Block controls the operational modes of the MT8940 DPLL device that is used to generate the backplane clock. The various modes of the device are selected by DIP switch settings. Access to the enable inputs for the various clock outputs is also provided through these switches.
2.5
Clock DPLL The MT8940 T1/CEPT Digital Trunk DPLL can provide a number of different clocks with different methods of synchronization, depending upon its mode setting, which can be used to drive the backplane interface of the T1XCs. The device can output 1.544 MHz, 2.048 MHz, and 4.096 MHz clocks in true or complement format. The DPLL can be allowed to free-run or it can be synchronized to the receive frame pulses of either T1XC. PLL control is accomplished with the DIP switches connected to the inputs.
2.6
Oscillators Up to four oscillators can be used on the T1XC EVBD daughterboard depending upon the choice of configuration. The T1XC devices require a 37.056 MHz clock if all of the device's features are to be utilized. Although two oscillator sockets are provided, only a single oscillator is necessary if two T1XC devices are used. The insertion of a jumper (J25) will join the two T1XC XCLK inputs together to allow the single clock to drive both devices. If an E1XC device is used in place of one of the T1XC devices then the jumper must be removed to isolate each clock line and a 49.152 MHz oscillator is used to drive the E1XC XCLK input. The MT8940 DPLL device requires two oscillators to drive internal DPLLs, one at 12.355 MHz, and the other at 16.384 MHz. If the MT8940 is removed from the daughterboard, then these oscillators can be replaced with ones directly compatible with the backplane rate. Each oscillator output is directly accessible at header pins, allowing connections to be made by connecting jumpers to the T1XC devices.
3
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
2.7
T1XC Devices Up to two T1XC devices can be placed on the daughterboard at a time. Each device runs independent of the other, except when explicit connections are made through the header strips (i.e. when configured as a jitter attenuating format converter or "CSU"). All internal registers are individually accessible and each device has been set up with individual receiver, transmitter and backplane access through headers and connectors. A full description of the T1XC device is beyond the scope of this document. For more information, refer to the PM4341 T1XC datasheet.
2.8
"CSU" Connection Blocks While the main purpose of the evaluation daughterboard is to provide unrestricted access to all of the features of the T1XC device, one application is conveniently provided which allows easy evaluation of most of the features of the device. By plugging in shorting jumpers into the two 16 pin CSU DIP sockets (U5 and U6) on the daughterboard, the two T1XCs are connected back to back to implement a jitterattenuating format converter (a function often implemented within a CSU) as described in the T1XC datasheet. These CSU DIP socket jumpers make almost all of the necessary connections except for the signals BRCLK, BRFPI, and BTCLK. Connections for these signals are made through E-W and W-E jumper blocks J19, J20, J21, J22, J23, and J24. By installing jumper connections between pin 1 and pin 2 of jumper blocks J19 and J20, between pin 3 and pin 4 of each of jumper blocks J21, J22, J23, J24, and between pin 2 and 3 of jumper block J30, a "CSU" like application can be implemented where the 1.544 MHz clock for the backplane between the two T1XC devices is provided by the MT8940, which in turn is locked to the recovered clock provided by T1XC #1. Variations of this application can be explored by using the other options provided on the jumper blocks. With this application, and with its variations, different backplane rates can be tested. Connections are provided for 1.544 MHz, 2.048 MHz, and externally supplied backplane clock rates.
4
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
PM4341 T1XC
CSU Analog Interface (not provided on EVBD)
N e t w o r k
DSX-1 Transmit AVD TAN TC +
BTPCM BTSIG BTFP BTCLK BRFPI BRCLK BRPCM BRSIG BRFPO RCLKO RFP
BTPCM BTSIG BTFP BTCLK BRFPI BRCLK BRPCM BRSIG BRFPO RCLKO RFP
PM4341 T1XC
TAP
TAP DSX-1 Transmit TAN TC + AVD
RAS DSX-1 Receive REF RRC AVS
RAS DSX-1 Receive REF RRC AVS
C u s t o m e r
XCLK
#1
#2
XCLK
AVS
37.056MHz
AVS
Figure 2: Jitter Attenuating "CSU" Application Hookup 2.9 Transmit/Receive Interface The daughterboard provides three different types of interfaces for the transmit and receive signals. The two standard analog interfaces provided are a 100 ohm minibantam interface and a 50 ohm BNC interface. The mini-bantams are terminated with a 100 ohm resistor on the TN/RN pins to prevent an excessive voltage kick when mini-bantam plugs are inserted or removed. The BNC connector barrel can optionally be terminated with a resistor to ground, or grounded directly, by stuffing a resistor or shorting strap in locations R15, R16, R17, and R18. The daughterboard is shipped with these 4 locations empty, thereby providing a 50 BNC interface. The third interface provided is strictly digital and brings out all of the T1XC's digital DS-1 signals to header pins for easy test access. When the digital interface is used each T1XC's analog receiver can be powered down by moving the jumper on jumper block J31 or J32.
5
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
3 INTERFACE DESCRIPTION 3.1 Edge Connector Interface The Edge Connector Interface is made up of a male 96 pin DIN of which 64 pins are actually used. It consists of signals appropriate to read and write to the registers of the devices on the daughterboard, and it provides the necessary power and ground. The connections have been specially designed to mate with PMC's PM1501 EVMB evaluation motherboard. TTL signal levels are used on this interface.
Signal Name ALE E RWB RSTB A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] AD[7] AD[6] AD[5] AD[4] AD[3] AD[2]
Type O O O O O O O O O O O O I/O I/O I/O I/O I/O I/O
Pin C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18
Function Address latch enable. When high, identifies that address is valid on AD[7:0]. Microprocessor Clock Active low write, active high read enable Active low H/W reset Address bus bit 15 Address bus bit 14 Address bus bit 13 Address bus bit 12 Address bus bit 11 Address bus bit 10 Address bus bit 9 Address bus bit 8 Multiplexed address/data bus bit 7 Multiplexed address/data bus bit 6 Multiplexed address/data bus bit 5 Multiplexed address/data bus bit 4 Multiplexed address/data bus bit 3 Multiplexed address/data bus bit 2
6
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
AD[1] AD[0] PA3 PA4 PA5 PA6 PD2 PD3 PD4 PD5 IRQ XIRQ DISB
I/O I/O O O O O I O O O I I I
C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C30 C31
Multiplexed address/data bus bit 1 Multiplexed address/data bus bit 0 68HC11 Processor Port A bit 3 68HC11 Processor Port A bit 4 68HC11 Processor Port A bit 5 68HC11 Processor Port A bit 6 MISO. Master In Slave Out of Port D acting as SPI. Pulled up on motherboard. MOSI. Master Out Slave In of Port D acting as SPI. Pulled up on motherboard. SCK. Serial clock of Port D acting as SPI. Pulled up on motherboard. SS. Slave Select of Port D acting as SPI active low. Pulled up on motherboard. Maskable interrupt Non Maskable Interrupt EVMB memory disable. Pulling this signal low will disable MPU access to the EVMB's on-board RAM and EPROM. SPARE Ground +5 Volts
SP GND +5V
O O O
C32 A1A28 A29A32
3.2
Header Connections All T1XC functional pins are connected to male header strips to provide as much access as possible. These headers may be used as probe points or as a means to build sample applications by making appropriate connections between points. Each T1XC can run in isolation of the other, thus any application, other than the default sample "CSU", will require header connections to be made.
7
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
3.2.1 External Signal Header This header is provided to accept an external clock and framing pulse source. These inputs are then buffered for use on the board. External clock sources must be buffered through this header to avoid possible damage to the T1XCs or DPLL. Signal EXTFP EXTCLK BEXTFP BEXTCLK Type I I O O Ref. J26-2 J26-4 J27-1 J27-2 Description External Framing Pulse Input External Clock Input Buffered External Framing Pulse Buffered External Clock
3.2.2 DPLL Header This header is provided to give access to the clock generating MT8940 DPLL chip as well as provide direct oscillator access. All of the major DPLL outputs are brought out to this header even though they may be of limited use with the T1XC (e.g. the 4.096 MHz clock). Signal FPIN C8KB GFP Type I I/O I/O Ref. J29-2 J29-1 J29-3 Description 1.544 MHz Framing pulse input to MT8940. 2.048 MHz Framing pulse in/out (mode dependent). 8 kHz Framing pulse output from the MT8940. Note that this active low output signal is derived from the 16.388 MHz clock and has a 244ns pulsewidth. This frame pulse signal signal should only be routed to the T1XC when the backplane is configured for 2.048 MHz; this signal is not suitable when the T1XC backplane is 1.544 MHz. 1.544 MHz Output clock from MT8940. Inverted C1M5 clock. 2.048 MHz output clock from MT8940. Inverted C2M clock. 4.096 MHz Output clock from MT8940.
C1M5 C1M5B C2M C2MB C4M
O O O O O
J29-4 J29-5 J29-6 J29-7 J29-8
8
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
C4MB C16M
O O
J29-9 J29-10
Inverted C4M clock. Direct access to 16.388 MHz clock driving the MT8940. This pin is mainly provided for direct oscillator access. If the MT8940 is not used the 16.388 MHz clock can be replaced by a 2.048 MHz clock with access to the clock signal provided by this pin. Direct access to 12.355 MHz clock driving the MT8940. This pin is mainly provided for direct oscillator access. If the MT8940 is not used the 12.355 MHz clock can be replaced by a 1.544 MHz clock with access to the clock signal provided by this pin. MT8940 DPLL header ground reference.
C12M
O
J29-11
GND
G
J29-12
3.2.3 T1XC Headers A number of headers are provided which give direct access to the main functional pins on the T1XCs. Both devices on the daughterboard have the same pins brought out to headers and every effort has been made to insure that all headers are symmetrical with both devices. The T1XCs are uniquely identified by an east/west designation. The following table gives a brief description of the T1XC signals. For a more detailed description of the T1XC device, refer to the T1XC datasheet. Signal TAP TAN RAS REF GND TCLKI TCLKO TDP/TDD TDN/TFLG TDLCLK/ TDLUDR TDLSIG/ TDLINT Type O O I I/O G I O O O O I/O Ref (E) J9-1 J9-2 J9-3 J9-4 J9-5 J15-1 J15-2 J15-3 J15-4 J15-5 J15-6 Ref (W) J10-1 J10-2 J10-3 J10-4 J10-5 J16-1 J16-2 J16-3 J16-4 J16-5 J16-6 Description Transmit Analog Positive Pulse Transmit Analog Negative Pulse Receive Analog Signal Receive Reference T1XC Analog Ground Reference Transmit Clock Input Transmit Clock Output Transmit Digital Positive Line Pulse/ Transmit Digital DS-1 Signal Transmit Digital Negative Line Pulse/ Transmit FIFO Flag Transmit Data Link Clock/ Transmit Data Link Underrun Transmit Data Link Signal/ Transmit Data Link Interrupt
9
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
GND RDLCLK/ RDLEOM RDLSIG/ RDLINT RCLKI RDP/ RDD/ SDP RDN/ RLCV/ SDN GND BTPCM/ BTDP BTSIG/ BTDN BTFP BTCLK GND BRCLK BRFPI BRPCM/ BRDP BRSIG/ BRDN BRFPO RDPCM/ RPCM RCLKO RFP GND
G O O I I/O
J15-7 J13-1 J13-2 J13-3 J13-4
J16-7 J14-1 J14-2 J14-3 J14-4
I/O
J13-5
J14-5
T1XC Digital Transmit Ground Reference Receive Data Link Clock/ Receive Data Link End of Message Receive Data Link Signal/ Receive Data Link Interrupt Receive Line Clock Input Receive Digital Positive Line Pulse/ Receive Digital DS-1 Signal/ Sliced Positive Line Pulse Receive Digital Negative Line Pulse/ Receive Line Code Violation Indication/ Sliced Negative Line Pulse Backplane Transmit PCM/ Backplane Transmit Positive Line Pulse Backplane Transmit Signaling/ Backplane Transmit Negative Line Pulse Backplane Transmit Frame Pulse Backplane Transmit Clock Backplane Transmit Header Ground Reference Backplane Receive Clock Backplane Frame Pulse Input Backplane Receive PCM/ Backplane Receive Positive Line Pulse Backplane Receive Signaling/ Backplane Receive Negative Line Pulse Backplane Frame Pulse Output Recovered Decoded PCM/ Recovered PCM Recovered PCM Clock Output Receive Frame Pulse Backplane Receive Ground Reference
G I I I I G I I O O O O O O G
J13-6 J11-4 J11-3 J11-2 J11-1 J11-5 J17-1 J17-2 J17-3 J17-4 J17-5 J17-6 J17-7 J17-8 J17-9
J14-6 J12-4 J12-3 J12-2 J12-1 J12-5 J18-1 J18-2 J18-3 J18-4 J18-5 J18-6 J18-7 J18-8 J18-9
3.2.4 Prototype Chip Select Header Two unused chip selects from the decoding logic are provided on a header near the prototype area.
10
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
Signal Spare1_CSB Spare2_CSB 3.3
Type O O
Ref. J28-1 J28-2
Description Spare CSB pin address (C2XX) Spare CSB pin address (C3XX)
DIP Switches One 8 bit dip switch is provided on the daughterboard. This switch controls the operating modes of MT8940 PLL chip and the output enables for the various clock outputs. When open, each bit line is pulled high. When closed, the bit lines are individually pulled to ground. For a brief description of the MT8940 operating modes, consult the tables in the Clock PLL implementation description section. Switch ID Clock 1 Clock 2 Clock 3 Clock 4 Clock 5 Clock 6 Clock 7 Clock 8 Mapping MS0 MS1 MS2 MS3 ENC2O ENCV ENC4O Unused
11
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
4 PHYSICAL DESCRIPTION 4.1 Characteristics The T1XC EVBD is an evaluation board that allows the T1XC device to be feature tested and evaluated for various applications. Special consideration has been made in its design to allow testing of the E1XC when it is available. While the daughterboard can be used standalone with a limited feature set, it has been especially designed to link with PMC's EVMB (Evaluation Motherboard). The EVMB controller board provides a microprocessor to read and write to all of the T1XC's internal registers allowing configuration, control and set-up of the various modes of T1XC operation. The T1XC EVBD is laid out for convenient bench top use for test or demonstration purposes. It is provided with rubber feet that are placed to avoid PCB flexing. Pin headers provide easy access to all signals necessary during device testing. A T1/CEPT Digital PLL is installed to provide the necessary 1.544 MHz or 2.048 MHz backplane rates. External pins allow access when using an externally generated backplane clock. Ground pins for scope probes are conveniently provided and distributed. Simple configuration into the example CSU application is provided. The DIP switches, pin headers, and interface connections are labeled on the silkscreen for easy identification and ample prototype area is provided. The size of the T1XC EVBD is constrained to 8.5 x 6.5 inches and, when mated with the EVMB card, will fit in a standard three ring binder.
12
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
4.2
Layout
Bantam R/C
Transformer
8940 DIP SW External CLK/FP
8940 HDR
MT8940
BNC
Oscillators
Mini-Bantam
T1XC #1 Osc TX/RX Header RXAnalog Power
BNC
T1XC #1 (EAST) BUS TRANSCEIVERS
Mini-Bantam Bantam R/C
96 Pin Male DIN
Glue Logic
E-W Jumpers
Backplane Headers
W-E Jumpers
BNC
CSU Config DIPS
Backplane Headers RXAnalog Power TX/RX Header
Mini-Bantam
Transformer
CLK
T1XC #2 (WEST)
T1XC #2 Osc
BNC
Mini-Bantam
PROTOTYPE AREA
Figure 3: Board Layout
13
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
5
D.C. CHARACTERISTICS
Symbol V5DC I5DC TA
Parameter
Min
Max 5.5 3
Units V A C
Test Conditions
+5V DC Power 4.5 Supply Voltage +5V DC Power Supply Current Ambient Temperature 0
V5DC = 5.0 V + 10% VDC = 5.0 V + 10%
50
14
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
6 IMPLEMENTATION DESCRIPTION 6.1 Bus Transceivers Bus Transceivers have been used on the daughterboard to minimize the loading presented to the motherboard microprocessor. Two 74HCT244's buffer all eight upper address bits, the microprocessor control signals, and the external clock and framing pulse inputs. A single 74HCT245 provides the bi-directional buffering of the multiplexed address/data bus. All motherboard signals from the 96-pin DIN connector have been tied through SIPs to insure proper standalone operation. The standard techniques outlined in the EVMB datasheet for implementing the decoding and buffering has been followed. 6.2 Decode Logic The decode logic provides the address mapping of all internal registers of both T1XC's as well as providing generation of the required RDB and WRB signals. Again the implementation of the decode logic has followed the techniques outlined in the EVMB datasheet. T1XC #1 (EAST) is mapped starting at address C000H and T1XC #2 (WEST) is mapped starting at address C100H. Two unused chip selects, active for address ranges C200-C2FFH and C300-C3FFH, are available for use on the prototype section. The full register map is given below: East T1XC C000H C001H C002H C003H C004H C005H C006H C007H C008H C009H C00AH C00BH C00CH C00DH C00EH C00FH West T1XC C100H C101H C102H C103H C104H C105H C106H C107H C108H C109H C10AH C10BH C10CH C10DH C10EH C10FH Description T1XC Receive Options T1XC Receive Backplane Options T1XC Datalink Options T1XC Receive DS1 Interface Configuration T1XC Transmit DS1 Interface Configuration T1XC Transmit Backplane Options T1XC Transmit Framing and Bypass Options T1XC Transmit Timing Options T1XC Master Interrupt Source #1 T1XC Master Interrupt Source #2 T1XC Master Diagnostics T1XC Master Test T1XC Revision/Chip ID T1XC Master Reset T1XC Phase Status Word (LSB) T1XC Phase Status Word (MSB)
15
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
C010H C011H C012H C014H C015H C016H C017H C018H C019H C01AH C01BH C01CH C01DH C01EH C020H C021H C022H C02AH C02BH C02CH C02DH C02EH C02FH C030H C031H C032H C033H C034H C035H C036H C038H C039H C03AH C03BH C03CH C03DH C03EH C03FH C040H C041H C042H
C110H C111H C112H C114H C115H C116H C117H C118H C119H C11AH C11BH C11CH C11DH C11EH C120H C121H C122H C12AH C12BH C12CH C12DH C12EH C12FH C130H C131H C132H C133H C134H C135H C136H C138H C139H C13AH C13BH C13CH C13DH C13EH C13FH C140H C141H C142H
CDRC TSB Configuration CDRC TSB Interrupt Enable CDRC TSB Interrupt Status XPLS TSB Line Length Configuration XPLS TSB Control/Status XPLS TSB CODE Indirect Address XPLS TSB CODE Indirect Data DJAT TSB Interrupt Status DJAT TSB Reference Clock Divisor (N1) Control DJAT TSB Output Clock Divisor (N2) Control DJAT TSB Configuration ELST TSB Configuration ELST TSB Interrupt Enable/Status ELST TSB Trouble Code FRMR TSB Configuration FRMR TSB Interrupt Enable FRMR TSB Interrupt Status RBOC TSB Enable RBOC TSB Code Status ALMI TSB Configuration ALMI TSB Interrupt Enable ALMI TSB Interrupt Status ALMI TSB Alarm Detection Status TPSC TSB Configuration TPSC TSB P Access Status TPSC TSB Channel Indirect Address/Control TPSC TSB Channel Indirect Data Buffer XFDL TSB Configuration XFDL TSB Interrupt Status XFDL TSB Transmit Data RFDL TSB Configuration RFDL TSB Interrupt Status/Control RFDL TSB Status RFDL TSB Receive Data IBCD TSB Configuration IBCD TSB Interrupt Enable/Status IBCD TSB Activate Code IBCD TSB Deactivate Code SIGX TSB Configuration SIGX TSB P Access Status SIGX TSB Channel Indirect Address/Control
16
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
C043H C044H C045H C046H C047H C049H C04AH C04BH C04CH C04DH C04EH C04FH C050H C051H C052H C053H C055H C057H C059H C05DH
C143H C144H C145H C146H C147H C149H C14AH C14BH C14CH C14DH C14EH C14FH C150H C151H C152H C153H C155H C157H C159H C15DH
SIGX TSB Channel Indirect Data Buffer XBAS TSB Configuration XBAS TSB Alarm Transmit XBAS TSB Control XIBC TSB Loopback Code PMON TSB Interrupt Enable/Status PMON TSB LCV Count (LSB) PMON TSB LCV Count (MSB) PMON TSB BEE Count (LSB) PMON TSB BEE Count (MSB) PMON TSB FER Count PMON TSB OOF/COFA Count RPSC TSB Configuration RPSC TSB P Access Status RPSC TSB Channel Indirect Address/Control RPSC TSB Channel Indirect Data Buffer PDVD TSB Interrupt Enable/Status XBOC TSB Code XPDE TSB Interrupt Enable/Status RSLC TSB Interrupt Enable/Status
17
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
READ CYCLE
BALE BE_CLOCK BRWB BA[15:8] BAD[7:0]
BA="C0"; BRWB=1 BA "C0"; BRWB=1
WRITE CYCLE
BA="C0"; BRWB=0
BA "C0"; BRWB=0
A[7:0]
DOUT
A[7:0]
DOUT
A[7:0]
DIN
A[7:0]
DIN
T1XC_RDB HCT245 DIR T1XC_WRB T1XC_CSB Figure 4: Decode Logic Waveforms 6.3 Clock PLL and DIP Switches One Mitel MT8940 provides all clocks necessary to drive the various backplane rates supported by the T1XC. The MT8940 is a dual digital PLL which can provide timing and synchronization signals for T1 or CEPT transmission links and the STBUS . The first PLL provides the T1 clock (1.544 MHz) synchronized to an input framing pulse. The second PLL provides CEPT or ST-BUS timing signals synchronized to an internal or external framing pulse signal. For a more detailed description of the device, refer to the datasheet on the MT8940 in the Mitel Semiconductor Databook. All outputs of the MT8940 are either brought out to header blocks or routed to the CSU connector DIP sockets. A single 8-position DIP switch provides control over the mode of the MT8940 device as well as control over the output clock enables. If the MT8940 is not used, it can be removed from the daughterboard and its oscillators can be replaced with 1.544 MHz and 2.048 MHz devices. The PLL oscillator clock outputs are conveniently brought out to the header strip for use on the daughterboard. The mapping of the DIP switches to the MT8940 ports is as follows:
18
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
Switch ID SW1-1 SW1-2 SW1-3 SW1-4 SW1-5 SW1-6 SW1-7 SW1-8
Label MS0 MS1 MS2 MS3 ENC2 ENCV ENC4
Mapping MS0 (Mode Select '0') MS1 (Mode Select '1') MS2 (Mode Select '2') MS3 (Mode Select '3') ENC20 (Active high enable control for pins C2O and C2OB ) ENCV (Active high enable control for pins CV and CVB ) ENC40 (Active high enable control for pins C4O and C4OB ) Unused
Setting these switches selects the operating mode for the MT8940, as described below: Mode # 0 MS[0:3] 0000 DPLL #1 Operating Mode DPLL #2 Operating Mode Normal Mode: Externally applied 4.096 MHz. clock and 8 kHz. Generates the 1.544 MHz frame pulse, properly phase T1 clock synchronized to related, are used to the falling edge of the input generate the 2.048 MHz framing pulse. output clock. Normal Mode Normal Mode: Operates as above. Generates the CEPT (STBUS) timing signals locked to the 8 kHz input signal (C8KB) Externally applied 4.096 MHz. clock is used to generate the 2.048 MHz output clock and 8 kHz frame pulse. Normal Mode Generates the CEPT (STBUS) timing signals locked to the 8 kHz input signal (C8KB)
1
0001
2
0010
Normal Mode Operates as above.
3
0011
Normal Mode
DEFAULT Operates as above. CONFIG
19
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
4
0100
Divide-1 Mode: Divides the CVB input signal by 193. The divided output is connected to DPLL #2 Divide-1 Mode Operates as above
5
0101
Externally applied 4.096 MHz. clock and 8 kHz. frame pulse, properly phase related, are used to generate the 2.048 MHz output clock. Single Clock-1 Mode: Provides the CEPT/ST-BUS compatible timing signals locked to an 8 kHz. internal signal provided by DPLL #1. Same as 'mode 2' Single Clock-1 Mode Same as 'mode 0' F0B becomes an input. DPLL #2 provides the STBUS signals locked onto F0B input only if it is 16 kHz. Same as 'mode 2' Free Run Mode Provides the CEPT/ST-BUS compatible timing and framing signals with no external inputs other than the master clock. Same as 'mode 0'
6 7 8 9
0110 0111 1000 1001
Divide-1 Mode Divide-1 Mode Normal Mode Normal Mode
10 11
1010 1011
Normal Mode Normal Mode
12
1100
Divide-2 Mode: Divides the CVB input by 256. The divided output is connected to DPLL #2 Divide-2 Mode
13
1101
Single Clock-2 Mode: Provides the CEPT/ST-BUS signals locked to the 8 kHz. internal signal provided by DPLL #1 Same as 'mode 2' Single Clock-2 Mode
14 15
1110 1111
Divide-2 Mode Divide-2 Mode
20
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
6.4
T1XC Two T1XCs can be socketed into the daughterboard. Each is individually accessible and can run independently of the other. All pins except for the microprocessor interface and power pins are connected to header strips for easy test equipment access. Analog receive power pin RAVD is connected to a jumper to enable tying to either ground or power. Tying this pin to ground will disable the internal RSLC TSB, reducing the power consumed. Tying the RAVD pin to VCC enables the normal operating mode. All other power pins are appropriately decoupled and all inputs are tied high through 10 k resistors SIPs. For a more detailed description of the T1XC and its features, refer to the T1XC Standard Product datasheet.
6.5
"CSU" DIPs and Jumpers Normally, the two T1XCs run independently of each other except when explicit connections are made between the two devices. To facilitate testing of a simple application involving two devices appropriate control signals have been wired to two 16 pin DIP sockets and six jumpers to enable hooking up the T1XCs in a "CSU"-like application. Both T1XCs are connected in a symmetrical fashion and most connections are completed by installing shorting bar jumpers into the two 16 pin DIP sockets labeled for the CSU set-up. The remaining unconnected signals are BRCLK, BRFPI, and BTCLK. By installing jumpers across pins 1 and 2 of each of jumper blocks J19 and J20, between pins 3 and 4 of each of the jumper blocks J21, J22, J23, J24, and between pin 2 and 3 of jumper block J30, a "CSU" like application can be implemented where the 1.544 MHz clock for the backplane between the two T1XC devices is provided by the MT8940, which in turn is locked to the recovered clock provided by T1XC #1. Bits 1 and 2 of SW1 must be closed; the remaining bits open. By appropriately making jumper connections to the other available clock options, the backplane can be run at different rates, such as 1.544 MHz, 2.048 MHz, or at an externally supplied clock rate.
21
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
J21
BEXTCLK C2M C1M5 BEXTFP GFP
J24
J20 DSX-1 Transmit TAP Interface
DSX-1 Transmit TAP Interface
BTPCM
BTPCM BTSIG BTFP BTCLK
TAN
T1XC #2 (West)
EW CSU JUMPER
BRFPI BRCLK BRPCM BRSIG BRFPO RCLKO RFP
WE CSU JUMPER
"N E T W O R K"
T1XC #1 (East)
BTSIG BTFP BTCLK
TAN
BRFPI BRCLK BRPCM BRSIG BRFPO RCLKO RFP
RAS
RAS
DSX-1 REF Receive Interface
REF
DSX-1 Receive Interface
C U S T O M E R
J19
RFP
GFP BEXTFP C1M5 C2M BEXTCLK
J30 J22
J23
Figure 5: "CSU" Circuit Overview 6.6 Transmit/Receive Interfaces Three different transmit and receive interfaces are provided on the daughterboard. The digital interface can be used by connecting to the two header blocks immediately adjacent to each T1XC. Header blocks J13 and J15 provide the digital interface for the east T1XC while headers J14 and J16 provide the interface for the west T1XC. Before making use of these pins, the analog receiver of each T1XC
22
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
should be disabled. This is done by moving the jumpers on J31 and J3, which provide power to RAVD, to the grounding position. Two DSX-1 analog interfaces are also provided. Both the transmit and receive DSX1 interfaces on each T1XC can be connected to either a mini-bantam or BNC connector. The analog transmit and receive interface are passed through a 1:1.36 and 2:1 transformer, respectively, and then connected to either Bantam or BNC connectors. The mini-bantam is terminated with a 100 ohm resistor to prevent "kick-back" when a plug is inserted or removed from the jack. The BNC interface is a standard 50 ohm coax with stuffing options for ground or resistor connections across the shield (or barrel). While some test equipment may require a 75 ohm interface, a 50 ohm connection should not cause any appreciable mismatch for test frequencies used by the T1XC or E1XC devices.
23
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
7 T1XC DAUGHTERBOARD FIRMWARE DESCRIPTION The EVMB evaluation board provides a serial interface for hooking up a standard "VT100" type terminal. The RF2 SERIAL 25-pin D-type connector on the EVMB is configured as a DCE, 9600 BAUD, 8 bit, NO PARITY, one STOP bit. Connecting a terminal to this port, setting switch 2 on the MODE switch bank to CLOSED and pressing the RESET switch on the EVMB will enable console control. When the system is started cold or after a hardware reset, the first output to the console will be the Forth kernel identification followed by a prompt: Max-FORTH vX.X > The first commands that should be downloaded into the system after a cold boot should be (note: each line must be terminated with a "carriage return"; the text within parenthesis are comments and do not have to be typed in): HEX 100 TIB ! 100H ) 50 TIB 2+ ! 200 DP ! ( Set up Hex number base ) ( Relocate text input buffer to eRAM address ( Define 80 character text input buffer length ) ( Set up Dictionary Pointer )
After inputting each of these commands followed by a carriage return, the FORTH interpreter should respond with an "OK" signifying it has accepted it. Any failure to properly input these set-up statements will be characterized by a "?" response from the interpreter and/or by errors when inputting any subsequent data. Further, if an error occurred while entering the commands to relocate the text input buffer or redefine its length, the text buffer will be unable to accept more than the default 16 characters per line input. The following Forth code was developed for the T1XC daughterboard and presented here as an example. To set-up the T1XC, all that is minimally required is the above EVMB initialization words, the register address CONSTANT definitions, and the RD and WR routines. The remaining words are useful for exercising the more advanced features of the T1XC. ( Define addresses of TSBs for T1XC #1: EAST ) C000 CONSTANT RXOPT C001 CONSTANT RXBPOPT C002 CONSTANT DLOPT C003 CONSTANT RXDS1
24
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
C004 C005 C006 C007 C008 C009 C00A C00B C00C C00D C00E C00F C010 C014 C018 C01C C020 C02A C02C C030 C034 C038 C03C C040 C044 C046 C048 C050 C054 C056 C058 C05C C04A B02F
CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT
TXDS1 TXBPOPT TXBYP TIMOPT INT1SRC INT2SRC DIAG MTEST REVID MRST PSWL PSWH CDRC XPLS DJAT ELST FRMR RBOC ALMI TPSC XFDL RFDL IBCD SIGX XBAS XIBC PMON RPSC PDVD XBOC XPDE RSLC LCLK SCDR
( Addresses for T1XC #2: WEST ) ( uncomment if used ) ( ( ( ( ( ( ( ( ( ( ( ( C100 C101 C102 C103 C104 C105 C106 C107 C108 C109 C10A C10B CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT RXOPT2 RXBPOPT2 DLOPT2 RXDS12 TXDS12 TXBPOPT2 TXBYP2 TIMOPT2 INT1SRC2 INT2SRC2 DIAG2 MTEST2 ) ) ) ) ) ) ) ) ) ) ) )
25
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (
C10C C10D C10E C10F C110 C114 C118 C11C C120 C12A C12C C130 C134 C138 C13C C140 C144 C146 C148 C150 C154 C156 C158 C15C
CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT CONSTANT
REVID2 MRST2 PSWL2 PSWH2 CDRC2 XPLS2 DJAT2 ELST2 FRMR2 RBOC2 ALMI2 TPSC2 XFDL2 RFDL2 IBCD2 SIGX2 XBAS2 XIBC2 PMON2 RPSC2 PDVD2 XBOC2 XPDE2 RSLC2
) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) )
( C14A CONSTANT LCLK2
( Define Register Offset words ) ( Most TSBS follow this standard ) : : : : CONFIG ; ENABLE 1+ ; STATUS 2+ ; DATA 3 + ; ( ( ( ( --- ) addr --- addr+1 ) addr --- addr+2 ) addr --- addr+3 )
( Read memory address, or register, contents ) ( Usage: ADDRESS RD ) : RD ( addr --- ) C@ ." =" U. ." HEX" CR ; ( Write memory address, or register, contents ) ( Usage: ADDRESS DATA WR ) : WR SWAP C! ; ( addr data --- )
( Print 1 or 0 to screen, depending on stack value )
26
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
: DBIT ( bitfld --- ) 0> IF 1 ELSE 0 THEN . ; : .CR . CR ; ( Print in Right Justified format using 5 character wide field ) : .RCR 5 .R CR ; ( VT100 clear screen by sending ) ( ESC[H and ESC[J ) : CLS ( --- ) 1B EMIT 5B EMIT 48 EMIT 1B EMIT 5B EMIT 4A EMIT ; : HDLC ( --- ) ( Read RFDL status and data regs ) ( waiting for interrupt. When INT) ( recv'd, echo data to screen and) ( display status bits. Continues ) ( in a loop until any key on the ) ( keyboard is pressed. ) CR 02 RFDL ENABLE C! ( enable RFDL ) 01 RFDL C! BEGIN RFDL ENABLE C@ 01 AND 0> IF RFDL DATA C@ DUP ." DATA=" U. ." (" EMIT ." ) " RFDL STATUS C@ DUP ." OVR=" 40 AND DBIT DUP ." FLG=" 20 AND DBIT DUP ." EOM=" 10 AND DBIT DUP ." CRC=" 08 AND DBIT ." NVB=" 07 AND DECIMAL .CR HEX THEN ?TERMINAL UNTIL SCDR C@ DROP ( remove key pressed ) ( from uP input reg ) 00 RFDL C! ; ( disable RFDL ) : RDPERF ( --- ) ( Generates a LCLK strobe to PMON )
27
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
( to latch and transfer counter ) ( values. Counts are displayed in ) ( decimal. ) LCLK 0 WR ( strobe LCLK ) PMON 2+ DUP @ >< 0FFF AND SWAP 2+ DUP @ >< 01FF AND SWAP 2+ DUP C@ 1F AND SWAP 1+ C@ 07 AND DECIMAL CR ." OOF=" .RCR ." FER=" .RCR ." BEE=" .RCR ." LCV=" .RCR HEX ; ( Define word to check TPSC BUSY ) : TBUSY? ( --- FLAG ) TPSC 1+ C@ 80 AND 0> ; ( Define word to check RPSC BUSY ) : RBUSY? ( --- FLAG ) RPSC 1+ C@ 80 AND 0> ; : IDL FFF 0 DO LOOP ; ( Define word to indirectly write TPSC ) : TWIND TPSC 3 + C! 7F AND TPSC 2+ C! IDL BEGIN TBUSY? ( ( ( ( ADDR DATA --) PUT DATA IN IND DATA REG ) SET R/WB BIT LOW ) PUT ADDR IN IND ADDR REG )
WHILE REPEAT ;
( Define word to indirectly READ TPSC ) : TRIND ( ADDR --- DATA ) 80 OR ( SET R/WB BIT HIGH ) TPSC 2+ C! ( PUT ADDR IN IND ADDR REG ) IDL BEGIN TBUSY? WHILE REPEAT TPSC 3 + C@ ; ( Define word to initialize TPSC to all zeros ) : TINIT 49 1 DO I 0 TWIND LOOP ;
28
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
( Define XMIT : TDMW 20 TWIND ;
DMW on given channel ) ( CHAN --- )
( Define word to indirectly write RPSC ) : RWIND RPSC 3 + C! 7F AND RPSC 2+ C! IDL BEGIN RBUSY? ( ( ( ( ADDR DATA --) PUT DATA IN IND DATA REG ) SET R/WB BIT LOW ) PUT ADDR IN IND ADDR REG )
WHILE REPEAT ;
( Define word to indirectly READ RPSC ) : RRIND ( ADDR --- DATA ) 80 OR ( SET R/WB BIT HIGH ) RPSC 2+ C! ( PUT ADDR IN IND ADDR REG ) IDL BEGIN RBUSY? WHILE REPEAT RPSC 3 + C@ ; ( Define word to initialize RPSC to all zeros ) : RINIT 49 1 DO I 0 RWIND LOOP ; ( Define XMIT : RDMW 20 RWIND ; DMW on given channel ) ( CHAN --- )
( Define programmable idle loop ) : PIDL ( DELAY --- ) 0 DO LOOP ; : POLL ( --- ) ( Read PMON data regs. Continues in a loop ( until any key on the keyboard is pressed. ( Data is displayed on screen in tabular form ( and is updated approx every second. ( Data changes dynamically. CLS 0 BEGIN 1B EMIT 5B EMIT 48 EMIT DUP ." TIME=" DECIMAL . HEX 1+ RDPERF IDL IDL IDL IDL F7F PIDL ?TERMINAL ) ) ) ) )
29
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
UNTIL SCDR C@ DROP ; ( remove key pressed ) ( from uP input reg ) ( Define word to write XPLS D/A code value ) : XWR ( DATA ADDR --- ) XPLS 2+ C! ( SELECT CODE REG ) XPLS 3 + C! ; ( WRITE CODE VALUE) ( Define word to READ XPLS D/A code value ) : XRD XPLS 2+ C! XPLS 3 + C@ U. ." " ; ( ADDR --- ) ( SELECT CODE REG ) ( READ CODE VALUE)
( Write complete template values to XPLS ) ( Usage: Value1 Value2 ... Value8 WRTEMPL ) : WRTEMPL ( C1 C2 C3 C4 C5 C6 C7 C8 --- ) 8 0 DO 7 I - XWR LOOP ; ( ( ( ( Read all template values from XPLS Usage: RDTEMPL uP response: Value1 Value2 ... Value8 [in HEX] ) ) ) )
: RDTEMPL ( --- ) 8 0 DO I XRD LOOP ; To use these functions, use the following syntax (the interpreter response is shown in italics): FRMR STATUS RD = FF HEX ) OK XBAS 10 WR 0) ( Read T1XC #1 FRMR reg #2 contents
OK
( Write 10 hex to T1XC #1 XBAS reg
This document is not intended to give a full tutorial in FORTH, which is better covered in the many FORTH books available. The FORTH kernel on the 68HC11 on the EVMB is based upon the FORTH-83 standard and should be upward compatible from FORTH-79. For a complete, detailed FORTH tutorial, refer to the manuals listed in the references.
30
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
8
STOCK LIST Item 1 2 3 4 5 6 2 2 2 2 25 Qty Reference C1, C4 C2, C5 C3, C6 C7, C8 C9, C10 C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35 Description Not Installed 0.68 F ceramic capacitor, 0.3" spacing, 100VDC 0.1 F ceramic capacitor, 0.3" spacing, 100VDC 47 nF ceramic capacitor, 0.2" spacing, 100VDC 470 nF ceramic capacitor, 0.2" spacing, 100VDC 0.01 F ceramic Capacitor, 0.2" spacing, 100VDC
31
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
7
4
J1, J2, J3, J4 J5, J6, J7, J8 J9, J10, J11, J12 J13, J14 J15, J16 J17, J18 J19, J20 J21, J22, J23, J24 J25, J27, J28 J26, J31, J32
ADC PC834 Bantam PCB Jack with cover
8
4
Molex 73136-5001 BNC PCB Mount Jack, 50 ohm impedance
9
1
INDUS 929647-01-36 breakable male straight single row strip headers, 0.1" spacing, tin plated, 36 contacts - CUT INTO LENGTHS OF 5 CONTACTS EACH INDUS 929647-01-36 breakable male straight single row strip headers, 0.1" spacing, tin plated, 36 contacts - CUT INTO LENGTHS OF 6 CONTACTS EACH INDUS 929647-01-36 breakable male straight single row strip headers, 0.1" spacing, tin plated, 36 contacts - CUT INTO LENGTHS OF 7 CONTACTS EACH INDUS 929647-01-36 breakable male straight single row strip headers, 0.1" spacing, tin plated, 36 contacts - CUT INTO LENGTHS OF 9 CONTACTS EACH Dual row male header strip, tin plated, 0.1" spacing, straight, 50 contacts total, INDUS 923866 - CUT INTO LENGTHS OF 3 CONTACT PAIRS EACH Dual row male header strip, tin plated, 0.1" spacing, straight, 50 contacts total, INDUS 923866 - CUT INTO LENGTHS OF 4 CONTACT PAIRS EACH INDUS 929647-01-36 breakable male straight single row strip headers, 0.1" spacing, tin plated, 36 contacts - CUT INTO LENGTHS OF 2 CONTACTS EACH Dual row male header strip, tin plated, 0.1" spacing, straight, 50 contacts total, INDUS 923866 - CUT INTO LENGTHS OF 2 CONTACT PAIRS EACH
10
1
11
1
12
1
13
1
14
1
15
1
16
1
32
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
17
1
J29
INDUS 929647-01-36 breakable male straight single row strip headers, 0.1" spacing, tin plated, 36 contacts - CUT INTO A LENGTH OF 12 CONTACTS INDUS 929647-01-36 breakable male straight single row strip headers, 0.1" spacing, tin plated, 36 contacts - CUT INTO A LENGTH OF 3 CONTACTS Right angle mount, 96 pin male DIN edge connector, Winchester 96P-6033-0731-0 1 , 1/4 W, 5% Resistor Not Installed
18
1
J30
19 20 21
1 2
P1 R1, R6 R2, R7, R11, R12, R13, R14, R15, R16, R17, R18
22 23 24 25
2 2 2 4
R3, R8 R4, R9 R5, R10 R19, R20, R21, R22 R23, R24 R25, R26 R27, R28
9.0 k, 1/4 W, 1% Resistor 412 , 1/4 W, 1% Resistor 1.1 k, 1/4 W, 1% Resistor 100 , 1/4 W, 5%
26 27 28
2 2 2
316 k, 1/4 W, 5% Resistor 270 , 1/4 W, 5% 330 , 1/4 W, 5%
33
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
29
R29, R30, R31, R32, R33, R34, R35, R36, R37 3 R38, R39, R40 RN1, RN2, RN3, RN4, RN5, RN6, RN7, RN8, SW1 S_T1, S_T2, S_U1, S_U2, S_U14, S_U15 S_U3, S_U4 S_U5, S_U6 S_U13 T1, T2 U1 U2
Not Used
30
10 k, 1/8 W, 5% Resistor
31
8
10 pin 9 resistor SIP - 10K, 5%
32 33
1 6
8 position SPST DIP switch, Grayhill 76SB08 14 pin DIP Socket
34 35 36 37 38 39
2 2 1 2 1
68 Pin PLCC Socket, through hole, AMP 821574-1 16 pin DIP Socket 24 pin DIP Socket, 0.6" wide Dual 1:2CT & 1:1.36 transformer: BH Electronics 5001777, OR Pulse Engineering PE64952 Q7789-3 NDK 37.056 MHz Oscillator in half inch case, TTL levels Not Installed
34
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
40 41 42 43 44 45 46 47 48 49 50
2 2 2 1 1 1 1 1 1 1 10
U3, U4 U5, U6 U7, U8 U9 U10 U11 U12 U13 U14 U15 Sh_J19, Sh_J20, Sh_J21, Sh_J22, Sh_J23, Sh_J24, Sh_J25, Sh_J30, Sh_J31, Sh_J32
T1XC - Single DSX-1 Transceiver, PM4341 U-Link - 8 connections 74HCT244 Bus Transceiver 74HCT245 Bi-Directional Bus Transceiver 74HC138 3 to 8 line demux 74HC139 Dual 2 to 4 line demux 74HC00 Quad NAND gate Mitel MT8940AC T1/CEPT PLL, Ceramic DIP FOX 16.388 MHz Oscillator in half inch case, TTL levels FOX 12.355 MHz Oscillator in half inch case, TTL levels Header Shunt 0.1" spacing, Textech 41670300-P4
35
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
9
REFERENCES
* PMC-900602, T1-T1XC-DS, "Single DSX-1 Transceiver Device Datasheet", July 1991, Issue 2 * PMC-920235, EVMB-DS, "PMC Device Evaluation Motherboard Datasheet", Feb. 1992, Issue 1 * "FORTH: A Text and Reference", Mahlon G. Kelly, Nicolas Spies, Prentice-Hall 1986 * "Understanding FORTH", J. Reymann, Alfred Publishing Co., 1983 * Mitel 9191-952-005-NA, "Microelectronics Digital Communications Handbook", Issue 8, 1991. * PMC-891007, T1-T1XC, "Single DSX-1 Transceiver Device Engineering Document". July 1991, Issue 5 * PMC-910501, EVMB, "PMC Device Evaluation Motherboard Engineering Document". Feb. 1992, Issue 3 * "MAX-FORTH Reference Manual (Preliminary Edition.)". New Micros Inc., 1601 Chalk Hill Rd Dallas, Texas * PMC-971216, "Evaluation Board Graphical User Interface User's Guide". Dec. 1997, Issue 1
36
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
*
APPENDIX 1: COMPONENT PLACEMENT DIAGRAM
37
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
*
APPENDIX 2: SCHEMATICS
38
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
*
NOTES
39
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
*
NOTES
40
PMC-Sierra, Inc.
TELECOM STANDARD PRODUCT PMC-920314 ISSUE 2
PM4541 T1XC-EVBD
T1XC EVALUATION DAUGHTERBOARD
CONTACTING PMC-SIERRA, INC. PMC-Sierra, Inc. 105-8555 Baxter Place Burnaby, BC Canada V5A 4V7 Tel: Fax: (604) 415-6000 (604) 415-6200 document@pmc-sierra.com info@pmc-sierra.com apps@pmc-sierra.com http://www.pmc-sierra.com
Document Information: Corporate Information: Application Information: Web Site:
None of the information contained in this document constitutes an express or implied warranty by PMC-Sierra, Inc. as to the sufficiency, fitness or suitability for a particular purpose of any such information or the fitness, or suitability for a particular purpose, merchantability, performance, compatibility with other parts or systems, of any of the products of PMC-Sierra, Inc., or any portion thereof, referred to in this document. PMC-Sierra, Inc. expressly disclaims all representations and warranties of any kind regarding the contents or use of the information, including, but not limited to, express and implied warranties of accuracy, completeness, merchantability, fitness for a particular use, or non-infringement. In no event will PMC-Sierra, Inc. be liable for any direct, indirect, special, incidental or consequential damages, including, but not limited to, lost profits, lost business or lost data resulting from any use of or reliance upon the information, whether or not PMC-Sierra, Inc. has been advised of the possibility of such damage. (c) 1997 PMC-Sierra, Inc.PM-920314 (R4) ref PMC-920246 (R4) Issue date: December, 1997
PMC-Sierra, Inc.
105 - 8555 Baxter Place Burnaby, BC Canada V5A 4V7 604 .415.6000

▲Up To Search▲

Price & Availability of PM4541

	To Download PM4541 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .